List of Journals    /    Call For Papers    /    Subscriptions    /    Login
 
 
 
 
 SEARCH
By Author By Title
 
 
ABOUT CSC
 About CSC Journals
 CSC Journals Objectives
 List of Journals
 CALL FOR PAPERS
 Call For Papers CFP
 Special Issue CFP
AUTHOR GUIDELINES
 Submission Guidelines
 Peer Review Process
 Helpful Hints For Getting Published
 Plagiarism Policies
 Abstracting & Indexing
 Open Access Policy
 Submit Manuscript
 FOR REVIEWERS
 Reviewer Guidelines
 FOR EDITORIAL
 Editor Guidelines
 Join Us As Editor
 Launch Special Issue
 Suggest New Journal
 CSC LIBRARY
 Browse CSC Library
 Open Access Policy
  SERVICES
 Conference Partnership Program (CPP)
 Abstracting & Indexing
 SUBSCRIPTIONS
 Subscriptions
 Discounted Packages
 Archival Subscriptions
 How to Subscribe
 Librarians
 Subscriptions Agents
 Order Form
 DOWNLOADS
 
 
 
 
Genetic Algorithm Processor for Image Noise Filtering Using Evolvable Hardware
Full text
 PDF(849.9KB)
Source 
International Journal of Image Processing (IJIP)
Table of Contents
Download Complete Issue    PDF(20.36MB)
Volume:  4    Issue:  3
Pages:  192-286
Publication Date:   July 2010
ISSN (Online): 1985-2304
Pages 
240 - 250
Author(s)  
 
Published Date   
10-08-2010 
Publisher 
CSC Journals, Kuala Lumpur, Malaysia
ADDITIONAL INFORMATION
Keywords   Abstract   References   Cited by   Related Articles   Collaborative Colleague
 
KEYWORDS:   Reconfigurable hardware, Processing Elements, Genetic algorithm, Virtual Reconfigurable Circuit 
 
 
This Manuscript is indexed in the following databases/websites:-
1. Directory of Open Access Journals (DOAJ)
2. Docstoc
3. PDFCAST
4. Scribd
5. Google Scholar
6. WorldCat
7. refSeek
8. Academic Index
9. Bielefeld Academic Search Engine (BASE)
10. iSEEK
11. Socol@r
 
 
General-purpose image filters lack the flexibility and adaptability of un-modeled noise types. On the contrary, evolutionary algorithm based filter architectures seem to be very promising due to their capability of providing solutions to hard design problems. Through this novel approach, it is made possible to have an image filter that can employ a completely different design style that is performed by an evolutionary algorithm. In this context, an evolutionary algorithm based filter is designed in this paper with the kernel or the whole circuit for automatically evolved. The Evolvable Hard Ware architecture proposed in this paper can evolve filters without a priori information. The proposed filter architecture considers spatial domain approach and uses the overlapping window to filter the signal. The approach that is chosen in this work is based on functional level evolution whose architecture includes nonlinear functions and uses genetic algorithm for finding the best filter configuration.  
 
 
 
1 Borgatti, M. Lertora, F. Foret, B. Cali, L. “ A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O”. IEEE Journal of Solid-State Circuits, Vol.38( 3): 521- 529, Mar 2003
2 Christian Haubelt, Thomas Schlichter, and Jurgen Teich, “Improving Automatic Design Space Exploration by Integrating Symbolic Techniques into Multi-Objective Evolutionary Algorithms”. International Journal of Computational Intelligence Research, Vol.2(3): 239–254, 2006
3 Guruva Reddy. A, Sri Rama Krishna. K, Giri Prasad. M.N and Chandra Bhushan Rao K, “Autonomously Restructured Fault tolerant image enhancement filter,” ICGST International Journal on Graphics, Vision & Image Processing, Vol.08, issue-3, pp.35-40, Oct 2008.
4 Higuchi, T. Iwata, M. Keymeulen, D. Sakanashi, H. Murakawa, M. Kajitani, I. Takahashi, E. Toda, K. Salami, N. Kajihara, N. and Otsu, N, “Real-world applications of analog and digital evolvable hardware”. IEEE Transactions on Evolutionary Computation, Vol.3(3): 220-235, Sep 1999
5 Higuchi .T, N. Kajihara, "Evolvable Hardware Chips for Industrial Applications". Communications of the ACM, Vol.42(4): 60-69, June 2006
6 Clark, G.R, San Diego and La Jolla. “novel function-level EHW architecture within modern FPGAs”. In Proceedings of Congress on Evolutionary Computation (CEC 99), California Univ, CA, 1999
7 Higuchi.T, Umezono and Tsukuba Ibaraki. “Evolvable hardware with Genetic learning”. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '96), 1996
8 Jie Li and Shitan Huang. “Adaptive Salt-&-Pepper Noise Removal: A Function Level Evolution based Approach”. In Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems, June 2008
9 Kyrre Glette and Jim Torresen. “A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device”. In Proceedings of International conference on Evolvable systems, 2005
10 Sekanina.L. “Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware”. In Proceedings of Fifth International Conference on Evolvable Systems (ICES’03), 2003
11 Simon Harding. “Evolution of Image Filters on Graphics Processor Units Using Cartesian Genetic Programming”. In Proceedings of IEEE Congress on Evolutionary Computation, 2008
12 Goldberg, D. E. “Genetic Algorithms in Search, Optimization & Machine Learning”, Pearson Education, Inc, 1990.
13 Rafael C. Gonzalez and Richard E. Woods, “Digital Image Processing”, Second edition, Pearson Education, 2007
 
 
 
 
 
 
 
 
A. Guruva Reddy : Colleagues
K. Sri Rama Krishna : Colleagues
M.N.GIRI PRASAD : Colleagues
K.Chandrabushan Rao : Colleagues
M. Madhavi : Colleagues  
 
 
 
  Untitled Document
 
Copyrights (c) 2012 Computer Science Journals. All rights reserved.
Best viewed at 1152 x 864 resolution. Microsoft Internet Explorer.
 
  
 
Copyrights & Usage: Articles published by CSC Journals are Open Access. Permission to copy and distribute any other content, images, animation and other parts of this website is prohibited. CSC Journals has the rights to take action against individual/group if they are found victim of copying these parts of the website.