|
| Frequency and Power Estimator for Digital Receivers in Doppler Shift Environments
|
|
Full
text: |
 PDF(268.9KB) |
|
|
Source |
Signal Processing: An International Journal (SPIJ) |
|
Table of Contents |
|
|
Download
Complete Issue PDF(916.33KB) |
|
Volume: 5 Issue: 5 |
| |
Pages: NULL |
|
Publication
Date: November / December 2011 |
|
ISSN
(Online): 1985-2339 |
|
|
|
|
|
Pages |
185 - 202 |
|
Author(s) |
|
|
|
Published
Date |
15-12-2011 |
|
Publisher |
CSC
Journals, Kuala Lumpur,
Malaysia |
|
ADDITIONAL
INFORMATION |
| Keywords Abstract References Cited by Related Articles Collaborative
Colleague |
| |
|
| |
KEYWORDS: Digital Phase Locked Loop (DPLL), Frequency Estimator, FPGA |
|
|
| |
|
|
| No
record found |
| |
|
| |
|
|
| A frequency estimator well suited for digital receivers is proposed. Accurate estimates of unknown frequency and power of input sinusoidal signal, in the presence of additive white Gaussian noise (AWGN), are provided. The proposed structure solve the problems of traditional phase locked loop (PLL) such as, narrow tracking range, overshoot, long settle time, double frequency ripples in the loop and stability. Proposed method can estimate frequencies up to half the sampling frequency irrespective of the input signal power. Furthermore, it provides stability and allows fast tracking for any changes in input frequency. The estimator is also implemented using field programmable gate array (FPGA), consumes 127 mW and works at a frequency of 225 MHz. Proposed method can estimate the fluctuation in frequency of transmitter’s oscillator, can be used as a frequency shift keying receiver and can also be applied as a digital receiver in Doppler shift environment. |
| |
|
| |
|
| |
| |
|
| |
|
| |
| |
|
| |
|
| |
| |
|
| |
|
| |
|
| M. Saber : Colleagues
|
|
| M. T. A. Khan : Colleagues
|
|
| Y. Jitsumatsu : Colleagues
|
|
