Home   >   CSC-OpenAccess Library   >    Manuscript Information
Full Text Available

(183.76KB)
This is an Open Access publication published under CSC-OpenAccess Policy.
Publications from CSC-OpenAccess Library are being accessed from over 74 countries worldwide.
DSP Based Implementation of Scrambler for 56kbps Modem
Davinder Pal Sharma , Jasvir Singh
Pages - 85 - 96     |    Revised - 30-04-2010     |    Published - 10-06-2010
Volume - 4   Issue - 2    |    Publication Date - May 2010  Table of Contents
MORE INFORMATION
KEYWORDS
Scrambler, Digital Signal Processor, Matlab, Signalogic, 56kbps Modem
ABSTRACT
Scrambler is generally employed in data communication systems to add redundancy in the transmitted data stream so that at the receiver end, timing information can be retrieved to aid the synchronization between data terminals. Present paper deals with simulation and implementation of the scrambler for 56Kbps voice-band modem. Scrambler for the transmitter of 56kbps modem was chosen as a case study. Simulation has been carried out using Simulink of Matlab. An algorithm for the scrambling function has been developed and implemented on Texas Instrument’s based TMS320C50PQ57 Digital Signal Processor (DSP). Signalogic DSP software has been used to compare the simulated and practical results.
CITED BY (4)  
1 Randive, N. (2015). Design & Implementation of Data Scrambler anf Descrambler system using VHDL. Global Journal of Computer Science and Technology, 15(2).
2 Sharma, D. P. (2013). Data Scrambler for Ultra-Wideband Communication Systems. International Journal of Electronics Communications and Electrical Engineering, 3.
3 Sharma, D. P. (2013). FPGA based Data Scrambler for Ultra-Wideband Communication Systems.
4 Mansouri, H., Hamadouche, M., & Ettoumi, F. Y. (2013). Real Time Implementation on TMS320C6711 DSP processor of a new CFAR Radar. Signal Processing: An International Journal (SPIJ), 7(1), 87.
1 Google Scholar 
2 ScientificCommons 
3 Academic Index 
4 CiteSeerX 
5 refSeek 
6 iSEEK 
7 Socol@r  
8 Bielefeld Academic Search Engine (BASE) 
9 OpenJ-Gate 
10 Scribd 
11 WorldCat 
12 SlideShare 
13 PDFCAST 
14 PdfSR 
15 Free-Books-Online 
1 J. G. Proakis, M. Salehi. “Digital Communications”, McGraw Hill, (2007).
2 R. D. Gitlin, J. F. Hayes. “Timing recovery and scramblers in data transmission”, Bell System Technical Journal 54(3): 569 – 593, 1975.
3 H. Kasai, S. Senmoto and M. Matsushita, “PCM jitter suppression by scrambling”, IEEE Trans. on Communications, 22(8): 1114-1122, 1974. Technical Journal 54(3): 569 – 593, 1975.
4 A. Huzii, S. Kondo. “On the timing information disappearance of digital transmission systems”, IEEE Trans. on Communications, 21(4):1072-1074, 1973.
5 R.L. Freeman. “Practical Data Communications”, John Wiley and Sons Inc., (1995).
6 C. H. Lin et.al. “Parallel scrambler for high speed applications”, IEEE Trans. On Circuit & Systems-II, 53(7): 558-562, 2006.
7 M. Cluzeau. “Reconstruction of a linear scrambler”, IEEE Trans. On Computers, 56(9): 1283-1291, 2007
8 “Data Scrambler / Descrambler with Look Ahead”, IBM Technical Disclosure Bulletin, 28: 1063-1064, 1985.
9 S. A. Tretter. “Communication System Design Using DSP Algorithms: With Laboratory Experiments for the TMS320C6713 DSK”, Springer, 163-171 (2008).
10 ITU-T Recommendation V.92. “Enhancement to Recommendation V.90”, International Tele communication Union, 2000.
11 D. Y. Kim et. al. “V.92: The last dial-up modem”, IEEE Trans. On Communications, 52(1): 54-61, 2004.
12 ITU-T Recommendation V.90. “A digital and analog modem pair for use on the PSTN at data signaling rates of up to 56000 bits/s downstream and 33600 bits/s upstream”, International Tele communication Union, 1998.
13 “Simulink User Guide”, The Mathworks Inc. (2009), http://www.mathworks.com.
14 G. Zimmermann. “Probabilities of long sequences of identical bits after data scrambling”. In Proceeding of IEEE International Conference on Communications, 1990, 1521-1525.
15 "Micro-50 EB user manual", DSP Series, Vi Microsystems Pvt. Ltd., (2000).
16 S. A. Tretter et. al. " V.34 Transmitter and receiver implementation on the TMS320C50 DSP", Digital Signal Processing Solutions, Texas Instruments, USA, 1997.
Mr. Davinder Pal Sharma
- Thailand
davinder.sharma@sta.uwi.edu
Mr. Jasvir Singh
- India