

# Reliability Improvement in Logic Circuit Stochastic Computation

**Jeremy M. Lakes**

*Electrical and Computer Engineering  
University of Oklahoma  
Norman, OK 73019 USA*

*jlakes@ou.edu*

**Dr. Samuel C. Lee**

*Electrical and Computer Engineering  
University of Oklahoma  
Norman, OK 73019 USA*

*samlee@ou.edu*

---

## Abstract

Defects and faults arise from physical imperfections and noise susceptibility of the analog circuit components used to create digital circuits resulting in computational errors. A probabilistic computational model is needed to quantify and analyze the effect of noisy signals on computational accuracy in digital circuits. This model computes the reliability of digital circuits meaning that the inputs and outputs and their implemented logic function need to be calculated probabilistically. The purpose of this paper is to present a new architecture for designing noise-tolerant digital circuits. The approach we propose is to use a class of single-input, single-output circuits called Reliability Enhancement Network Chain (RENC). A RENC is a concatenation of  $n$  simple logic circuits called Reliability Enhancement Network (REN). Each REN can increase the reliability of a digital circuit to a higher level. Reliability of the circuit can approach any desirable level when a RENC composed of a sufficient number of RENs is employed. Moreover, the proposed approach is applicable to the design of any logic circuit implemented with any logic technology.

**Keywords:** Digital Design, Fault Tolerance, Reliability, Stochastic Model, Probabilistic Model and Noisy Signals.

---

## 1. INTRODUCTION

One of the pioneers of reliable circuit design was J. von Neumann in 1952[1]. Von Neumann created a technique called multiplexing that is capable of designing reliable computing units using only unreliable devices[1]. This technique consists of two stages called the executive stage and restorative stage. The executive stage replaces a processing unit with  $N$  multiplexed processing units that have  $N$  copies of each input and  $N$  copies of each output of the unit. The outputs from the executive stage are then fed into the restorative stage which stifles the errors present in the executive stage. The most popular example of this is Von Neumann's NAND multiplexing. With the assumption that NAND gates were not reliable and that they failed at a constant rate, Von Neumann discovered that he could treat a bundle of unreliable gates as an ideal reliable gate if gate failures were sufficiently small and independent. He calculated an upper bound of 0.0107 as the maximum tolerable rate of gate failure for his method to work. However, in 1998 W. Evans and N. Pippenger found that the upper bound for failure of each NAND gate is about .08856 [2]. This multiplexing method is effective at suppressing both permanent and transient faults due to the large amounts of redundancy used.

Von Neumann's research was furthered in 1977 when a group showed that logarithmic redundancy is sufficient to implement most Boolean functions[3]. Later that same year they also proved that some Boolean functions require at least logarithmic redundancy [4]. Almost a decade later Nicholas Pippenger proved that a Boolean function with  $O(n)$  noiseless gates can be reliably computed using only  $O(c)$  gates [5], [6]. This means, of course, that the number of additional noisy gates needed to reliably implement a Boolean function differs only by a multiplicative constant. Then in 1988, Pippenger showed that the fault probability of each gate must be below .5 for von Neumann's method to work [7]. Additionally, he explained that

more layers of redundancy are needed to compute reliably in a noisy environment [7]. Overall, R. L. Dobrushin, S. I. Ortyukov and N. Pippenger strengthened von Neumann's theories by providing changes and rigorous proofs to his work.

Much more recently groups have furthered von Neumann's multiplexing method by using Probabilistic Model Checking (PMC) to calculate the redundancy-reliability tradeoffs when designing digital circuits [8], [9]. PMC is an algorithmic procedure that determines if a given stochastic system satisfies probabilistic specifications. They have developed a defect-tolerant CAD framework, called NANOPRISM, using PMC so that optimized systems can be simulated with a desired level of reliability built into the circuit [8]. Then they furthered their research by showing that NAND multiplexing can achieve higher reliability at lower redundancy rates than what von Neumann originally proposed [9]. This system is capable of taking an entire Boolean network as input and to evaluate the reliability-redundancy tradeoffs so that a circuit designer can decide based on the cost of reliability. The research given in [8] and [9] is focused on the study of correcting reliability issues stemming from both permanent and transient faults.

Other groups have recently reexamined other types of reliability improvement for digital circuits [10], [11]. They explore the statistical characteristics of R-Fold modular redundancy and reconfigurable computing as options for improving reliability. Additionally, Han and Jonker discovered a system architecture based on NAND multiplexing that can increase reliability of a circuit to a satisfactory level [10]. This method, however, is only viable for ultra large scale integrations due to the amount of redundancy needed. They also discuss the reliability improvement technique of reconfigurable computing and discover that it requires even more redundancy than NAND multiplexing. Finally, Nikolik et. al. explores the possibility of using R-Fold modular redundancy [11]. This technique uses a number,  $R$ , of redundant processing units that have their outputs fed into a majority gate, where  $R=3, 5, 7, 9, \dots$ . The majority gate will then output the value of the most frequently calculated Boolean value and chooses that as the final output. Han and Jonker show statistically that R-Fold modular redundancy and NAND-multiplexing are generally less effective than reconfiguration for protecting against manufacturing errors [10]. However, reconfiguration is virtually useless for protecting against transient errors. A comprehensive survey of techniques and architectures for providing defect and fault tolerance to digital circuits can be found in chapter 10 of a recently published book [12].


All the groups mentioned above have studied and provided solutions to the reliability problem in circuits caused by transient and permanent faults in computational circuits. However, no group has provided a solution to this reliability issue by focusing on correcting faults due primarily to noisy input signals. In this paper we present a design approach that can nullify the effects of temporary and permanent noise of any digital circuit. Our proposed approach provides a noise-tolerant architecture for designing reliable digital circuits that operate in noisy environments. The paper is organized as follows:

Section 2 introduces the stochastic/probabilistic behavior of digital circuits. The study of the probabilistic behavior of a 1-bit half adder in the stochastic domain reveals that the reliability of digital circuits with noisy signals is generally low. Section 3 discusses a class of digital circuits, called Reliability Enhancement Networks (REN) that can enhance reliability of digital circuits. A single REN can increase the reliability of a digital circuit, but greater reliability can be achieved when multiple RENs are cascaded in series to form Reliability Enhancement Network Chains (RENC) which is also presented in Section 3. Section 4 shows a software simulation of RENC in action employed on a 1-bit half adder and then a conclusion is delivered.

## **2. PROBABILISTIC BEHAVIOR OF DIGITAL CIRCUITS IN A NOISY ENVIRONMENT**

Since the advent of digital circuitry not only the size of circuits has been reduced, but also the design approach has changed drastically[12], [13]. All input and output signals of noisy digital circuits are considered to be random variables due to the high level of noise bombarding input signals which creates a high signal to noise ratio[15], [16]. Therefore, a probabilistic model is needed to calculate the outputs of digital circuits by using probabilistic inputs and outputs that

describe the likelihood of each signal being a logic one [17], [18]. This stochastic model takes Boolean functions of noisy digital circuits and replaces them with equivalent probability functions [19], [20]. Figure 1 presents a model of digital logic gates with noise applied to the inputs. Note that computing with a probabilistic model is also called stochastic computing<sup>18</sup>; the two terms will be used interchangeably throughout this paper. It should also be noted that when the signal to noise ratio of a digital circuit is kept below a certain threshold, the circuit can still perform normally. Obviously creating a noise free environment for all digital circuits to operate within is not possible so reliable digital circuits are still a challenge to produce.



**FIGURE 1:**(a) Noisy model of a logic gate (b) Probabilistic/stochastic computing model where  $p(x)$  is the probability of that signal being a 1.

Sources of noise in digital circuits include thermodynamic fluctuations, electromagnetic interference, radiation, and parameter fluctuations. The noise can affect the timing, causing a delay failure, increase power consumption, and cause function failure because of signal deviation. The probabilistic behavior of digital circuits in a noisy environment is studied using the stochastic computing model where the input and output signals are described as probabilities of being logic 1 or logic 0.

Let the inputs of the AND gate  $x_1, x_2 \in [0,1]$  be mutually independent with probabilities represented by  $p_1 = p(x_1)$  and  $p_2 = p(x_2)$ . The output probability  $p = p(f)$  can be evaluated using the probability of both events  $x_1$  and  $x_2$ , i.e.,  $p = p_1 \cdot p_2$ . Now consider the OR gate with inputs and outputs labeled the same as our AND gate. The output probability of this OR gate is  $p = p_1 + p_2 - p_1 \cdot p_2$ . The output probability of a NOT gate is  $p = 1 - p_1$ . Note that if  $p_1 = p_2 = 1$ , the inputs become deterministic and the output for the AND, OR, and NOT gate become 1, 1, and 0, respectively, as expected. Also, note that with  $p$ 's replaced by  $x$ 's, i.e., AND:  $f = x_1 \cdot x_2$ ; OR:  $f = x_1 + x_2 - x_1 \cdot x_2$ ; and NOT:  $f = 1 - x_1$ , the three output probability expressions become their respective arithmetic expressions. Similarly, the output probability of the XOR gate is  $p = p_1(1 - p_2) + p_2(1 - p_1) = p_1 + p_2 - 2 \cdot p_1 \cdot p_2$  and the arithmetic expression of the output of the XOR gate is  $f = x_1 + x_2 - 2 \cdot x_1 \cdot x_2$ . The output probability of NAND, NOR, and XNOR are 1 minus that of AND, OR, and XOR, respectively. The above equations are listed in Table 1.

Type of gate	Output probability
AND	$p_1 \cdot p_2$
OR	$p_1 + p_2 - p_1 \cdot p_2$
NOT	$1 - p_1$
XOR	$p_1 + p_2 - 2 \cdot p_1 \cdot p_2$
NAND	$1 - p_1 \cdot p_2$
NOR	$(1 - p_1)(1 - p_2)$
XNOR	$1 - (p_1 + p_2 - 2 \cdot p_1 \cdot p_2)$

**TABLE 1:** Probabilistic Behavior of Digital Gates

Consider the 1-bit binary half adder circuit shown in Figure 2. The logic function for the sum  $S$  is  $S = A \oplus B$  and the logic function for the carry out  $C$  is  $C = A \cdot B$ . The arithmetic expressions (transformations) of these two functions are  $p_s = p_A + p_B - 2p_A p_B$  and  $p_c = p_A p_B$  where

$p_A = p(A)$ ,  $p_B = p(B)$ ,  $p_S = p(S)$  and  $p_C = p(C)$ . For example, when  $p_A = p_B = 0.9$  then  $p_S$  and  $p_C$  are found to be  $p_S = 0.18$  and  $p_C = 0.81$ . This means that the output S has a 0.82 chance of being a 0 and the output probability of C dictates that it has a 0.81 chance of being a 1. In other words, each output has a fairly high chance (nearly 20%) of delivering an incorrect answer when noise is accommodated.




FIGURE 2: 1-bit binary half adder circuit

### 3. PROPOSED NEW METHOD

The equations given in this section can be used to calculate the required length of the RENC to meet reliability specifications of a noisy digital circuit. Furthermore, RENC can be applied to any number of outputs with either the same or varying reliability requirements at each output.




FIGURE 3: Multi-output digital circuit reliability improvements where the value n signifies the number of RENCs used to construct the RENC.

This approach is a new way of looking at the reliability enhancement of digital circuits because it is focused on correcting the effect of the high signal to noise ratio in digital circuits. Digital circuits of any kind could be much more commercially viable if this high signal to noise ratio problem is remedied with our novel approach. A class of REN digital circuits, which are the building blocks of RENC, is presented in the following section.

#### 3.1 A Class of REN Digital Circuits

A new approach for designing noise-tolerant digital circuits is proposed. For this approach to be viable we show that some real circuits exist that satisfy all the requirements of an REN. Our first example of an REN is illustrated in Figure 4. This REN, labeled REN1, has a probability function that can be derived by using stochastic model introduced in Section 2.




FIGURE 4: Reliability Enhancement Network 1 (REN1)




FIGURE 5: Reliability Enhancement Network 2 (REN2)

REN1s probability function is derived using Table 1 and can be expressed as  $F(X) = (2X - X^2)^2$ , where  $F(X) = p(f) \in [0,1]$  and  $X = p(x) \in [0,1]$ . Figure 6a gives the plot of REN1s probability function to visually verify the two required properties from Definition 1. Examining the probability function of REN1 closely reveals that the output will be lower than the input when the input to REN1 is lower than  $X_p$ . Likewise, the output will be higher than the input when the input to REN1 is higher than  $X_p$ . For example,  $F(0.2) = 0.1296$  and  $F(0.9) = 0.9801$  meaning that REN1 has the ability to improve circuit output reliability with the stochastic threshold being  $X_p = 0.381966$ . There is one other REN shown in Figure 6b. The plot, probability function and pivot point are shown in Figure 6b and Table 2. It is shown that they are all RENs and can be used to construct RENC for enhancing reliability of digital circuits.




FIGURE 6: Plot of the probability function of REN1 and REN2

**REN Name Function Pivot Point**

REN1  $F(X) = (2X - X^2)^2 X_p \approx 0.381966$

REN2  $F(X) = 2X^2 - X^4 X_p \approx 0.618030$

TABLE 2: Probability functions and  $X_p$  values for presented RENs

Given just these two RENs we now have the capability to construct some useful RENC for the improvement of output reliability of digital circuits. This will be further explained in the next section.

**3.2 Reliability Enhancement Network Chains**

The reliability enhancement capabilities of a single REN are not generally enough to make a noisy digital circuit reliable. In this case, RENCs are needed and can be constructed by cascading multiple RENs at an output.




FIGURE 7: Noise-tolerant configuration using RENC

Consider a noisy single output digital circuit whose output  $a$  is connected to a 2-cell RENC, illustrated in Figure 7. Let us consider the following four cases: (1) both cells are REN1 of Figure 4, (2) both cells are REN2 of Figure 5, (3) a REN1 circuit followed by a REN2 circuit and (4) a REN2 circuit followed by a REN1 circuit. The first two RENCs will be referred to as homogenous RENC or HRENC and the last two RENCs will be referred to as non-homogenous RENC or NHRENC.

**Definition 1**

Reliability Enhancement Ranges for logic 0 (RER(0)) and logic 1 (RER(1)) are the ranges where the stochastic logic 0 and logic 1 can be enhanced by REN or RENC.

**Definition 2**

Reliability Enhancement Prohibited Range (REPR) is defined as the range of  $X$  where the reliability improvement of an RENC is unpredictable. This range lies between the  $X_p$ s of different RENs in an RENC. This happens when the RENs used to create an RENC are not of the same type.

**Definition 3**

The Total Reliability Improvement Percentage (TRIP) is the percentage of  $X$  values where reliability of a circuit can be enhanced through a REN or RENC. That is,  $TRIP=1-REPR$ .

To compare their various reliability enhancement capabilities, we arbitrarily choose  $p(a) = 0.9$  as an example. The  $p(f_2)$ ,  $RER(0)$ ,  $RER(1)$ ,  $REPR$  and  $TRIP$  of the four 2-cell RENCs are tabulated in Table 1.

Case	REN(1)	REN(2)	p(a)	p(f <sub>2</sub> )(rank)	RER(0)	RER(1)	REPR	TRIP
1	REN1	REN1	0.9	0.9992(1)	[0,0.38196]	[0.38196,1]	0	100%
2	REN2	REN2	0.9	0.9950(4)	[0,0.61803]	[0.61803,1]	0	100%
3	REN1	REN2	0.9	0.9983(2)	[0,0.38199]	[0.61803,1]	[0.38199,0.6830]	69.89
4	REN2	REN1	0.9	0.99743(3)	[0,.62800]	[0.52488,1]	[0.52488,0.6288]	89.6%

**TABLE 3:** Tabulations of different HRENC and NHRENC configurations

From  $p(f_2)$  in Table 3, we see that HRENC and NHRENC all can deliver desirable reliability. However, from the computational point of view it is much easier to determine the number of stages needed for a HRENC to meet a required level of reliability. A design example of a noise tolerant digital circuit using RENC through simulation is presented in the next section.

**4. RELIABILITY ENHANCEMENT NETWORK CHAIN SIMULATION**

In this section we present simulations of the design examples given in the previous section created in MATLAB. The circuit that we simulated is a half adder. This simulation is a two-variable plot with half adder inputs  $A \in [0,1]$  and  $B \in [0,1]$  used to derive the output  $S \in [0,1]$  through the probability function of  $S$  which is illustrated in Figure 8a. This plot shows the output  $S$  without any special improvement. This digital circuit clearly needs reliability improvement; this can be seen in how most points on this graph are not near logic 1 or logic 0.

The second graph (Figure 8b) shows what the final output  $S$  looks like after just one REN1 is attached. The improvement is a bit more clear after 2 REN1 stages because there is much more area on the graph that is very close to either logic 1 or logic 0 as shown in Figure 8c. Improvement is very obvious, as shown in Figure 8d, when we simulate five REN1 stages after the output  $S$  because the amount of graph area very close to logic 1 or logic 0 is greatly increased and the transition between the two is much sharper. This illustrates how the output of a stochastic circuit can be made close to deterministic when a well-designed RENC is employed.




FIGURE 8: Improvement of S with RENC

## 5. COMPARATIVE EVALUATION OF THE RESULTS

### 5.1 Comparative Example

Consider a comparative example using the 1-bit binary half adder (HA). Referring to figure 2, the probability functions of the 1-bit HA are  $p_S = p_A + p_B - 2p_A p_B$  and  $p_{Cout} = p_A p_B$ . Assume that the probabilistic inputs to A and B are  $p_A = p_B = 0.99$ . Then  $p_S = 0.0198$  and  $p_{Cout} = 0.9801$ . The probability of a logic 1 for the S output can be converted to reliability by subtracting it from 1 resulting in  $p_S = 0.9802$ . Now assume that the design required reliability for both  $p_S$  and  $p_{Cout}$  needs to be at least 0.99999.

#### RENC Method:

Suppose that REC1 is to be used, whose probability function is  $F(X) = (2X - X^2)^2$ . The reliability of the S and  $C_{out}$  outputs without improvement are  $p_S = 0.9802$  and  $p_{Cout} = 0.9801$ . These reliabilities are increased to  $p_S = 0.9984627359$  and  $p_{Cout} = 0.9992081368$  with the addition of one REC1 at each output. The S and  $C_{out}$  outputs do not meet the reliability requirements by attaching one REC1 so we must add one more REC1 to each RENC. This increases the reliability of each output to  $p_S = 0.9999905618$  and  $p_{Cout} = 0.9999987459$  which are greater than the required reliability. This means that means we need at least an RENC of two REC1s at each output of the HA. The reliabilities of  $p_S$  and  $p_{Cout}$  are tabulated in table 4.

Number of REC1s	0	1	2
$p_S$	0.9802	0.9984627359	0.9999905618
$p_{Cout}$	0.9801	0.9992081368	0.9999987459

TABLE 4: Tabulations of RENC for 1-bit HA

#### R-Fold Modular Redundancy (RFMR):

To meet the same design reliability requirements of  $p_S$  and  $p_{Cout}$  being at least 0.99999 using RFMR the output reliabilities  $p_S$  and  $p_{Cout}$  are tabulated for R=3, 5 and 7 using the binomial formula:  $B(r; n, p) = \binom{n}{r} p^r (1 - p)^{n-r}$ . The reliability of 3MR is  $R_{3MR} = 3p^2 - 2p^3$ . We find that the reliability for the S output is  $R_{3MR}(S) = 0.9988204048$  when  $p_S = 0.9802$  and the reliability for the  $C_{out}$  output is  $R_{3MR}(C_{out}) = 0.9988277312$  when  $p_{Cout} = 0.9801$ . These reliabilities are not as high as the design specifies so we will move on to R=5 (5MR). Using the binomial theorem again we find the reliability function of 5MR is  $R_{5MR} = 6p^3 - 15p^4 + 10p^5$ . We find that the reliability for the S output is  $R_{5MR}(S) = 0.9999246633$  and the reliability for  $C_{out}$  becomes  $R_{5MR}(C_{out}) = 0.9999235276$ . These output reliabilities are still not as high as the design specifies so we must try R=7 (7MR). Repeating the same process we find that the reliability function of 7MR is  $R_{7MR} = -20p^7 + 70p^6 - 84p^5 + 35p^4$ . Now the reliabilities of the HA outputs become  $R_{7MR}(S) = 0.9999948721$  and  $R_{7MR}(C_{out}) = 0.999994769$  which both meet the reliability requirements of the design. A tabulation of the results is given in table 5.

R	3	5	7
$P_S$	0.9988394048	0.9999246633	0.9999948721
$P_{Count}$	0.9988277312	0.9999235276	0.9999948721

TABLE 5: Tabulations of R-Fold Modular Redundancy on the 1 bit HA

**5.2 Evaluation of the Results**

Now that we have shown that both the RENC using two REC1s method and the 7MR can both meet our reliability requirements. The RENC method only requires one 1-bit HA and four REC1s. Since we know that each REC1 requires three logic gates and If we assume the HA requires two logic gates then the total gates required for this method is 14.

The 7MR circuit requires seven 1-bit HA and two 7-input Majority Gates. One way to estimate the number of gates to construct the 7-input Majority Gate is as follows. The 7-input Majority Gate requires a combinational circuit which is composed of 35 minterms. Each minterm has four variables, which means each of the 35 minterms uses three AND gates for a total of 105 AND gates. Additionally, 35 minterms requires 34 OR gates to create the sum of products for the 7-input majority gate for a total of 139 logic gates. The total number of gates required for this design is then calculated as  $(139 \cdot 2) + (2 \cdot 7) = 292$ . Table 6 has a tabulation of these results. Hence, for this example it is seen that the required number of gates for the RENC method compared to the RFMR method is approximately 1:20.

Reliability Enhancement Type	Logic Gate Count
RENC	14
R-Fold Modular Redundancy	292

TABLE 6: Tabulation of Logic Gate Count

**6. CONCLUSION**

This paper presents a new approach to the design of noise-tolerant digital circuits that utilizes Reliability Enhancement Network Chains. Our approach to the reliability problem of digital circuits is novel because it hinders environmental noise at the output of a computational unit rather than using redundant computational units like many traditional methods. This fact is very important because employing massive redundancy of computational units to create reliable digital circuits can negate the benefit of the high chip density allowed by modern digital technologies. In addition to providing higher chip density, our approach delivers high reliability in the face of random environmental signal noise by adding a small number of additional gates to the design. Furthermore, it has been shown that the reliability of digital circuits approaches deterministic levels as the number of REN stages of the RENC is sufficiently large.

**7. REFERENCES**

- [1] J. von Neumann, "Probabilistic logics and the synthesis of reliable organisms from unreliable components," in Automata Studies, C.E. Shannon and J. McCarthy, Eds. Princeton, NJ:Princeton University Press, 1956, pp. 43-98.
- [2] W. Evans and N. Pippenger. "On the maximum tolerable noise for reliable computation by formulas" IEEE Trans. Inform. Theory, vol. 44, pp. 1299-1305, 1998.
- [3] R. L. Dobrushin and S. I. Ortyukov. "Upper bound on the redundancy of self-correcting arrangements of unreliable functional elements" Prob. Inform. Trans., vol. 13, pp. 203-218, 1977.
- [4] R. L. Dobrushin and S. I. Ortyukov. "Lower bound on the redundancy of self-correcting arrangements of unreliable functional elements" Prob. Inform. Trans., vol. 13, pp. 59-65, 1977.
- [5] N. Pippenger. "On networks of noisy gates" in Proc. 26<sup>th</sup> Annu. Symp. Foundations of Computer Science, pp. 30-38, 1985.

- [6] N. Pippenger. "Invariance of complexity measures for networks with unreliable gates" J. ACM, vol 36, pp. 194-197, 1988.
- [7] N. Pippenger. "Reliable computation by formulas in the presence of noise," IEEE Trans. Inform. Theory, vol. 34, pp. 194-197, 1988.
- [8] G. Norman, D. Parker, M. Kwiatkowska and S. Shukla. "Evaluating reliability of defect tolerant architecture for nanotechnology using probabilistic model checking" in Proc. IEEE VLSI Design Conference (IEEE Press, 2004), to appear.
- [9] D. Bhaduri and S. K. Shukla. "Reliability evaluation of von Neumann multiplexing based defect-tolerant majority circuits" *Nanotechnology, 2004. 4th IEEE Conference on*, vol., no., pp. 599-601, 16-19 Aug. 2004.
- [10] Jie Han and Pieter Jonker. "A System Architecture Solution for Unreliable Nanoelectronic Devices" IEEE Trans. on Nanotechnology, vol. 1, no. 4, pp. 201-208, December 2002.
- [11] K. Nikolic, A. Sadek and M. Forshaw. "Architectures for Reliable Computing with Unreliable Nanpdevices" in Proc. IEEE-NANO '01 (IEEE 2001), pp. 254-259.
- [12] S. Ahuja, G. Singh, D. Bhaduri, and S. Shukla. "Fault- and Defect-Tolerant Architectures for Nanocomputing" in *Bio-inspired and Nanoscale: Integrated Computing*, M. Wilner, Ed. New Jersey: Wiley, 2009, pp. 262-293.
- [13] X. Lu and J. Li. "Probabilistic Modeling of Nanoscale XOR Gate" in *International Conference on Apperceiving Computing and Intelligence Analysis*, 2008, pp. 4-7.
- [14] X. Lu, J. Li, G. Yang, and X. Song. "Probabilistic Modeling of Nanoscale Adder" in *IEEE International Conference on Integrated Circuit Design and Technology and Tutorial*, 2008.
- [15] S. C. Lee and L. R. Hook. "Toward the design of a nanocomputer" in Proc. IEEE 2006 Canadian Conference on Electrical and Computer Engineering, May 2006.
- [16] S. C. Lee and L. R. Hook. "Logic and Computer Design in Nanospace" IEEE Transactions on Computers, vol. 57, no. 7, pp. 965-977, 2008.
- [17] T. Rejimon, K. Lingasurbramanian, and S. Bhanja. "Probabilistic Error Modeling for Nano-Domain Logic Circuits" IEEE Trans. On VLSI, vol. 17, no. 1, pp. 55-65, January 2009.
- [18] W.R. Fahrner, Ed., *Nanotechnology and Nanoelectronics: Materials, Devices, Measurement Techniques*. Berlin: Springer, 2005, pp. 18-38.
- [19] S. Yanushkevich, V. Shmerko, and S. Lyshevski. *Logic Design of NanoICs*. Boca Raton: CRC Press, 2005.
- [20] S. Yanushkevich, V. Shmerko, and S. Lyshevski. *Computer Arithmetics for Nanoelectronics*. Boca Raton: CRC Press, 2009.