Home   >   CSC-OpenAccess Library   >    Manuscript Information
Full Text Available

This is an Open Access publication published under CSC-OpenAccess Policy.
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Oscillator
Mohamed Saber Saber Elsayes, Yutaka Jitsumatsu, Mohamed tahir Abasi Khan
Pages - 142 - 155     |    Revised - 01-09-2011     |    Published - 05-10-2011
Volume - 5   Issue - 4    |    Publication Date - September / October 2011  Table of Contents
Digital Phase Locked Loop (DPLL), Field Programmable Gate Array (FPGA), Software Defined Radio (SFDR), Read Only Memory (ROM), Spurious Free Dynamic Range (SFDR)
The objective of this paper is to explore the analysis and design of second order digital phase-locked loop (DPLL), and present low power architecture for DPLL. The proposed architecture aims to reduce the high power consumption of DPLL, which results from using a read only memory (ROM) in implementation of the numerically controlled oscillator (NCO). The proposed DPLL utilizes a new design for NCO, in which no ROM is used. DPLL is deigned and implemented using FPGA, consumed 237 mw, which saves more than 25% of power consumption, and works at faster clock frequency compared to traditional architecture.
CITED BY (0)  
1 Google Scholar
2 CiteSeerX
3 refSeek
4 Scribd
5 SlideShare
6 PdfSR
1 M. Dillinger. K. Madani, N. Alonistioti. Software Defined radio: Architectures, systems, and functions. John Willey & Sons Inc., 2003.
2 T. J. Rouphael. RF and Digital Signal Processing For Software-Defined Radio: A Multi standard Multi-Mode Approch. John Willy & Sons Inc., 2008
3 R. E. Best. Phase-Locked Loops: Design, Simulation, and Application. 6th ed, McGraw-Hill, 2007.
4 S. Goldman. Phase Locked-Loop Engineering Hand Book of Integrated Circuit. Artech House Publishers, 2007
5 B. Goldberg. Digital Frequency Synthesis Demystified: DDS and Fractional-N PLLs. Newnes ,1999.
6 V.F. Kroupa, Ed. Direct Digital Frequency Synthesizers. IEEE Press,1999.
7 V.F. Kroupa, V. Cizek, J. Stursa, H. Svandova. “Spurious signals in direct digital frequency synthesizers due to the phase truncation.” IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol. 47, no. 5, pp. 1166-1172, September 2000.
8 H.T. Nicholas III, H. Samueli and B. Kim. “The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects,” in Proc. of the 42nd Annual Frequency Control Symposium, 1988, pp. 357-363.
9 A. Yamagishi, M. Ishikawa, T. Tsukahara, and S. Date. "A 2-V, 2-GHz low-power direct digital frequency synthesizer chipset for wireless communication." IEEE Journal of Solid- State Circuits, vol. 33, pp.210-217, February 1998.
10 A. M. Sodagar, G. R. Lahiji, “Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation.” in IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, pp. 1452-1457, December 2000.
11 J.M.P. Langlois, D. Al-Khalili. “ROM size reduction with low processing cost for direct digital frequency synthesis,” in Proc. of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, August 2001, pp. 287-290.
12 L.A. Weaver, R.J. Kerr. “High resolution phase to sine amplitude conversion.” U.S. patent 4 905 177, Feb. 27,1990.
13 A.M. Sodagar, G.R. Lahiji. “A novel architecture for ROM-less sine-output direct digital frequency synthesizers by using the 2nd-order parabolic approximation,” in Proc. of the 2000 IEEE/IEA International Frequency Control Symposium and Exhibition, 7-9 June 2000, pp. 284-289.
14 K.I. Palomaki, J. Niitylahti. “Direct digital frequency synthesizer architecture based on Chebyshev approximation,” in Proc. of the 34th Asilomar Conference on Signals, Systems and Computers, Oct. 29th – Nov. 1st., 2000, pp. 1639-1643.
15 J. Rudy. CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters. Springer, 2003.
16 J. G. Proakis, G. Dimitri, Manolakis. Digital Signal Processing. Prentice Hall,1996.
17 Naresh K. Sinha. Linear Systems. John Wiley & Sons Inc.,1991.
18 Xilinx Inc. system generator for DSP user guide. Xilinx, 2009.
19 W.Y. Yang. Matlab/Simulink for Digital Communication. A-Jin, 2009.
20 P. Chu. FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version. Wiley-Interscience, 2008.
Mr. Mohamed Saber Saber Elsayes
Kyushu university - Japan
Associate Professor Yutaka Jitsumatsu
- Japan
Associate Professor Mohamed tahir Abasi Khan
Ritsumeikan Asia Pacific university - Japan