Home   >   CSC-OpenAccess Library   >    Manuscript Information
Full Text Available

This is an Open Access publication published under CSC-OpenAccess Policy.
Publications from CSC-OpenAccess Library are being accessed from over 74 countries worldwide.
A Simple Design to Mitigate Problems of Conventional Digital Phase Locked Loop
Mohamed Saber Saber Elsayes, Yutaka Jitsumatsu, Mohamed tahir Abasi Khan
Pages - 65 - 77     |    Revised - 15-03-2012     |    Published - 16-04-2012
Volume - 6   Issue - 2    |    Publication Date - April 2012  Table of Contents
Teager Energy Operator, Wavelet Packet Transform, Statistical Modeling, Thrsholding Function
This paper presents a method which can estimate frequency, phase and power of received signal corrupted with additive white Gaussian noise (AWGN) in large frequency offset environment. Proposed method consists of two loops, each loop is similar to a phase–locked loop (PLL) structure. The proposed structure solves the problems of conventional PLL such as limited estimation range, long settling time, overshoot, high frequency ripples and instability. Traditional inability of PLL to synchronize signals with large frequency offset is also removed in this method. Furthermore, proposed architecture along with providing stability, ensures fast tracking of any changes in input frequency. Proposed method is also implemented using field programmable gate array (FPGA), it consumes 201 mW and works at 197 MHz.
CITED BY (2)  
1 Mistry, R., & Oza, S. (2013). Survey of Optimization of NCO for Digital Communication Systems. In International Conference on Research & Development in Engineering, Technology and Science-2013, ICRD-ETS-2013.
2 Zhu, W. J., Feng, Y., Huang, M., Li, T. H., & Mao, F. C. (2013, December). An improved PLL and its performance simulation. In Applied Mechanics and Materials (Vol. 427, pp. 1557-1562).
1 Google Scholar 
2 CiteSeerX 
3 Scribd 
4 SlideShare 
5 PdfSR 
1 J. G. Proakis, M. Salehi, Digital Communications, Mcgraw-Hill, 2008.
2 Y. Wang, Y. Zhang, Z. Yang, “Parallel Carrier Recovery in All-Digital Receiver,” in Proc. WICOM, pp. 1-4, 2009.
3 G. Karam, J. Kervarec, H. Sari, P. Vandamme, ”All-digital implementation of the carrier recovery loop in digital radio systems,” International Conference on Communications, pp. 175- 179, 1991.
4 M. Padua, S. Deckmann, G. Sperandio, F. Marafao, D. Colon “Comparative analysis of Synchronization Algorithms based on PLL, RDFT and Kalman Filter,” IEEE International Symposium on Industrial Electronics, pp. 964-970, 2007.
5 Y. Linn,” Robust M-PSK phase detectors for carrier synchronization PLLs in coherent receivers: theory and simulations ,” IEEE Transactions on Communications, Vol. 57, pp. 1794-1805, 2009.
6 K. Lim, S. Choi, B. Kim , ” Optimal loop bandwidth design for low noise PLL applications,” Proceedings of the ASP-DAC '97, pp. 425-428,1997.
7 J. Roche, W. Rahadjandrabey, L. Zady, G. Bracmard, D. Fronte, “A PLL with loop bandwidth enhancement for low-noise and fast-settling clock recovery,” In Proc. of Electronics, circuits and systems IEEE conference, pp. 802-805, 2008.
8 W. Ping-Ying, Fu. Chia-Huang, ”All digital modulation bandwidth extension technique for narrow bandwidth analog fractional-N PLL,” in Proc. of ESSCIR, pp. 270-273, 2010.
9 A. Carlosena, A. Manuel- Lazaro, “Design of Higher-Order Phase-Lock Loops,” IEEE Transaction on Circuits and systems II, vol. 54, pp. 9-13, 2007.
10 S. Changhong, C. Zhongze, Z. Lijun, L. Yong, “Design and Implementation of Bandwidth Adaptable Third-order All digital Phase-Locked Loops,” in Proc. WICOM, pp.1-4, 2010.
11 X. hongbing, G. Peiyuan, L. Shiyi, “Modeling and simulation of Higher-order PLL rotation tracking system in GNSS receiver,” in Proc. ICMA, 2009, pp. 1128-1133.
12 P. Hanumolu, “W Gu-Yeon, M. un-ku, A Wide- Tracking Range clock and Data recovery Circuit,” IEEE Transaction on Solid state circuits, vol. 43, pp. 425-439, 2008.
13 D. Green. “Lock-In, Tracking, and acquisition of AGC-aided phase-locked loops,” IEEE Transaction on Ciruits and Systems, vol. 32, pp. 559-568, 1985.
14 L. Verrazzani, “ Pull-In Time and Range of Any Order Generalized PLL.” IEEE Transaction on Aerospace and Electronic systems, Vol. AES14, pp.329-333, 2007.
15 P. Hanumolu, “W Gu-Yeon, M. un-ku, A Wide- Tracking Range clock and Data recovery Circuit,” IEEE Transaction on Solid state circuits, vol. 43, pp. 425-439, 2008.
16 M. Saber, M.T.A. Khan, Y. Jitsumatsu, “Frequency and Power Estimator for Digital Receivers in Doppler Shift environment.'' Signal Processing: An international journal (SPIJ), vol. 5, pp. 192-208, Dec. 2011.
17 M. Saber, Y. Jitsumatsu, M.T.A. Khan, “Design and Implementation of Low Ripple Low Power Digital Phase-Locked Loop.'' Signal Processing: An international journal (SPIJ), vol. 4, pp. 304-317, Feb. 2011.
18 P. Pong Chu. RTL Hardware Design Using VHDL: Coding for Efficiency, Portability and Scalability. Wiley-IEEE Press, 2006.
19 Xilinx Inc. system generator for DSP user guide. Xilinx, 2009.
20 W.Y. Yang. Matlab/Simulink for digital communication. A-Jin, 2009.
21 Pong p. chu. FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version. Wiley- Interscience, 2008.
Dr. Mohamed Saber Saber Elsayes
Kyushu university - Japan
Associate Professor Yutaka Jitsumatsu
Kyushu university - Japan
Associate Professor Mohamed tahir Abasi Khan
Ritsumeikan Asia Pacific university - Japan