Home   >   CSC-OpenAccess Library   >    Manuscript Information
Full Text Available

(137.44KB)
This is an Open Access publication published under CSC-OpenAccess Policy.
Publications from CSC-OpenAccess Library are being accessed from over 74 countries worldwide.
Reducting Power Dissipation in Fir Filter: an Analysis
Rakesh Kumar Bansal, Manoj Garg, Savina Bansal
Pages - 62 - 67     |    Revised - 10-02-2010     |    Published - 07-04-2010
Volume - 4   Issue - 1    |    Publication Date - March 2010  Table of Contents
MORE INFORMATION
KEYWORDS
FIR, Coefficient segmentation, Steepest decent,, SPT, Power reduction
ABSTRACT
In this paper, three existing techniques, Signed Power-of-Two (SPT), Steepest decent and Coefficient segmentation, for power reduction of FIR filters are analyzed. These techniques reduce switching activity which is directly related to the power consumption of a circuit. In an FIR filter, the multiplier consumes maximum power. Therefore, power consumption can be reduced either by by making the filter multiplier-less or by minimizing hamming distance between the coefficients of this multiplier as it directly translates into reduction in power dissipation [8]. The results obtained on four filters (LP) show that hamming distance can be reduced upto 26% and 47% in steepest decent and coefficient segmentation algorithm respectively. Multiplier-less filter can be realized by realizing coefficients in signed power-of-two terms, i.e. by shifting and adding the coefficients, though at the cost of shift operation overhead.
CITED BY (4)  
1 Podder, P., Khan, T. Z., Khan, M. H., & Rahman, M. M. (2014). Comparative Performance Analysis of Hamming, Hanning and Blackman Window. International Journal of Computer Applications, 96(18).
2 Chakraborty, S. (2013). Advantages of Blackman Window over Hamming Window Method for designing FIR Filter. International Journal of Computer Science & Engineering Technology (IJCSET), 4(08).
3 Kashyap, S., & Maheshwari, M. Implementation of High Performance Fir Filter Using Low Power Multiplier and Adder. Research Scholar, Department of Electronics and Communication Jaipur National University, Jaipur, Rajasthan, India.
4 Llimós Muntal, P. (2011). Design and implementation of an interpolation filter for hearing-aid application.
1 Google Scholar 
2 Academic Index 
3 CiteSeerX 
4 refSeek 
5 iSEEK 
6 Socol@r  
7 Scribd 
8 SlideShare 
9 PDFCAST 
10 PdfSR 
1 Y. C. Lim and Sydney R Parker, "FIR Filter Design over a Discrete Powers-of-Two Coefficient Space”, IEEE Trans., Vol. ASSP-31, No. 3, pp. 583-591, June 1983.
2 Quangfu Zhao and Yoshiaki Tadokoro, "A Simple Design of FIR Filters with Powers-of-Two Coefficients”, IEEE transactions circuits and systems, Vol. 35, No. 5, pp. 566-570, May 1988.
3 Henry Samuel1, "An Improved Search Algorithm for the Design of Multiplier less FIR Filters with Powersof- Two Coefficients”, IEEE transactions on circuits and systems, Vol. 36, No. 7, pp. 1044-1047, July 1989.
4 Yong Ching Lim, Joseph B. Evans and Bede Liu, “Decomposition of Binary Integers into Signed Powerof- Two terms”, IEEE transactions on circuits and systems, Vol. 38, No. 6, pp. 667-672, June 1991.
5 Anantha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen, “Low Power CMOS Digital Design”, IEEE Journal of Solid Stare Circuits, vol. 27, no. 4, pp. 473-484, Jan 1992.
6 Farid N. Najm, “Transition density, a new Measure of Activity in Digital circuits”, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 12, No. 2, pp. 310-323, Jan 1993.
7 Anantha P. Chandrakasan, Miodrag Potkonjak, Renu Mehra, Jan Rabaey, and Robert W. Brodersen, “Optimizing Power Using Transformations”, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 14, No. 1, pp. 12-31, January 1995.
8 M. Mehendale, S. D. Sherlekar, and G. Venkatesh, “Coefficient optimization for low power realization of FIR filters,” in Proc. IEEE Workshop VLSI Signal Processing, pp. 352–361, 1995.
9 Mahesh Mehendale, S.D. Sherlekar and G.Venkatesh, “Low Power Realization of FIR Filters on Programmable DSPs”, IEEE transactions on VLSI Systems, Vol. 6, No. 4, pp. 546-553, Jan 1998.
10 Eduardo Costa, Sergio Bampi, Jose Monteiro, “FIR filter design using low power arithmetic operators”, Eleventh International conference on VLSI design, pages 12-17, 1998.
11 A. T. Erdogen and T. Arslan, “Low Power Coefficient Segmentation Algorithm for FIR filter Implementation”, IEEE Electronics letters, Vol. 34, Issue 19, pp. 1817-1819, Sept.17, 1998.
12 Yong Ching Lim, Rui Yang, Dongning Lia and Jianjian Song, “Signed Power-of-Two term allocation scheme for the design of digital filters”, IEEE transactions on Circuits and Systems—II: Analog and Digital Signal Processing, Vol. 46, No. 5, pp. 577-584, May 1999.
13 Chia-Yu Yao and Chiang-Ju Chien, “A Partial MILP algorithm for the Design of Linear Phase FIR filters with SPT coefficients”, IEICE Transactions fundamentals, vol. E85-A, no. 10, October 2002.
14 A.T. Erdogan, M. Hasan and T. Arslan, “Algorithmic Low Power FIR Cores”, IEE Proceedings of Circuit, System and Devices, Vol. 150, No. 3, pp. 23-27, June 2003.
15 A.T. Erdogan and T. Arslan, “Low power FIR filter implementation based on Coefficient ordering algorithm”, proc. of IEEE computer society annual symposium on VLSI emerging trends in VLSI systems design, September 2004.
16 Emmanuel C. Ifeachor and Barrie W. Jervis, “Digital Signal Processing – A practical approach”, Second Edition, Pearson Education, 2004.
17 Mohamed Al Mahdi Eshtawie and Masuri Bin Othman, “An algorithm proposed for FIR filter coefficients representation”, IJAMCS, vol. 4, no. 1, 2007.
18 Ya Jun Yu and Y.C. Lim, “Design of linear phase FIR filters in subexpression space using mixed integer linear programming”, IEEE transactions on circuits and systems-I, vol.54, no. 10, October 2007.
Dr. Rakesh Kumar Bansal
GZSCET, Bathinda - India
bansal_r_k@yahoo.com
Dr. Manoj Garg
- India
Dr. Savina Bansal
- India