Home   >   CSC-OpenAccess Library   >    Manuscript Information
Full Text Available

This is an Open Access publication published under CSC-OpenAccess Policy.
Design and Implementation of Low Ripple Low Power Digital Phase-Locked Loop
M. Saber, Yutaka Jitsumatsu, Mohamed Tahit Khan
Pages - 304 - 317     |    Revised - 31-01-2011     |    Published - 08-02-2011
Volume - 4   Issue - 6    |    Publication Date - January / February  Table of Contents
Digital Phase-Locked Loop (DPLL),, Field Programmable Gate Array (FPGA),, Numerically-controlled Oscillator (NCO), , Read Only Memory (ROM),
We propose a phase-locked loop (PLL) architecture, which reduces the double frequency ripple without increasing the order of loop filter. Proposed architecture uses quadrature numerically–controlled oscillator (NCO) to provide two output signals with phase difference of π/2. One of them is subtracted from the input signal before multiplying with the other output of NCO. The system also provides stability in case the input signal has noise in amplitude or phase. The proposed structure is implemented using field programmable gate array (FPGA), which dissipates 15.44mw and works at clock frequency of 155.8 MHz.
CITED BY (1)  
1 Zhu, W. J., Feng, Y., Huang, M., Li, T. H., & Mao, F. C. (2013, December). An improved PLL and its performance simulation. In Applied Mechanics and Materials (Vol. 427, pp. 1557-1562).
1 Google Scholar
2 CiteSeerX
3 refSeek
4 Socol@r
5 Scribd
6 WorldCat
7 SlideShare
8 PdfSR
1 Roland E. Best. “Phase-Locked Loops: Design, Simulation and Application”, 6th ed, McGraw-Hill, (2007)
2 M. Pardoen, J. Gerrits, V. von Kaenel. “A 0.9 V 1.2mA 200 MHz BiCMOS single chip narrow band FM receiver”. In Proceeding of the Solid-State Circuits Conference, CA,USA,1996
3 A. Sempel, H. van Nieuwenbrg. “A fully integrated HIFI PLL FM demodulator”. In Proceeding of the Solid-State Circuits Conference, CA, USA,1990
4 M. Hagiwara, M. Nakagawa .“Digital Signal Processing type stereo FM receiver”. IEEE Trans. Cons. Elect.,32(1):37-43,1986
5 N. Boutin. “An Arctangent type wideband PM/FM demodulator with with improved performance., IEEE Trans. Cons. Elect.,38(1): p 5,1992
6 G. Hsieh and C. Hung. “Phase-locked loop techniques - A survey”. IEEE Trans. Ind. Elect., 43(6): 609-615,1996
7 W. C. Lindsey and C. M. Chie. “A survey of digital phase-locked loops”. Proc. IEEE, 69(4): 410-431,1981
8 J. C. Lee and C. K. Un. “Performance analysis of digital tanlock loop”. IEEE Trans. Com.,30(10):2398-2411,1982
9 D. Abramovitch. “Phase-Locked Loops: A Control Centric Tutorial”. In Proceedings of the American Control Conference, USA, 2002
10 S. Goldman. “Phase Locked-Loop Engineering Hand Book of Integrated Circuit”, Artech House Publishers, (2007)
11 P. Pong Chu. “RTL Hardware Design Using VHDL: Coding for Efficiency, Portability and Scalability”. Wiley-IEEE Press, (2006)
12 U. Meyer-Baese. “Digital Signal Processing with Field Programmable Gate Arrays (Signals and Communication Technology)”, Springer, (2007 )
13 T. Tokumaru, Hidechika. “Booth’s multiplier”. U.S. Patent 4807175, Feb. 21,1989.
14 J. Certic, L Milic. “Signal Processor Implementation of a Low-Pass/High-Pass IIR Digital Filter with Variable Cutoff Frequency”. In Proceeding of The International Conference on computer As a Tool, Belgeade, 2005
15 D. Tufts, J. Francis. “Designing digital low pass filters comparison of some methods and criteria”. IEEE Trans Audio & Electro.,18(4):p487, 1970
16 S. Kadam, D. Sasidaran, A. Awawdeh, L. Johnson, M. Soderstand “Comparison of various numerically controlled oscillators”. symposium circuits and systems, 2002
17 H. T. Nicholas, H. Samueli. “An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase Accumulator Truncation”. In Proceeding of 41st Annu. Frequency Control Symp,1987
18 B. Yang. “Direct digital frequency synthesizer using a new ROM compression method”. In proceeding of 27th European Solid-State Circuit Conference, 2001
19 P. W. Ruben, E. F. Heimbecher. “Dilley, Reduced Size Phase-to- Amplitude Converter in a Numerically Controlled Oscillator”. U. S. Patent 4855946, Aug. 8, 1989
20 S. Tze-Yun, K. Lyu-Ting, H His-chin. “Low power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm”. IEEE symposium circuit and systems, Taipei, 2009
21 K. Zhang, X. Huang. “A high SFDR direct digital synthesizer with frequency error free output”. IEEE symposium circuit and systems, WA, USA, 2008
Mr. M. Saber
Associate Professor Yutaka Jitsumatsu
Associate Professor Mohamed Tahit Khan
Ritsumeikan Asia Pacific University - Japan