Home   >   CSC-OpenAccess Library   >    Manuscript Information
Full Text Available

(1.99MB)
This is an Open Access publication published under CSC-OpenAccess Policy.

PUBLICATIONS BY COUNTRIES

Top researchers from over 74 countries worldwide have trusted us because of quality publications.

United States of America
United Kingdom
Canada
Australia
Malaysia
China
Japan
Saudi Arabia
Egypt
India
Design and Simulation of Moore Logic Circuit based SAR Analog to Digital Converter
Osama Q.J. Al-Thahab, Hanaa Mohsin Ali
Pages - 14 - 26     |    Revised - 15-09-2012     |    Published - 25-10-2012
Volume - 3   Issue - 1    |    Publication Date - October 2012  Table of Contents
MORE INFORMATION
KEYWORDS
ADC, s, Logic Circuit, Moore Sequential
ABSTRACT
In this work the circuit of 4 bit successive approximation Register Analog to digital converter is designed and simulated by using Multisim 11 program. Here the proposed circuit is designed with the sequential synchronous logic circuit idea by using Moore theory for the first time, so the state diagram is built and then implemented by using J-k flip flop, the proposed circuit is tested by DC and AC input voltages, so that the maximum voltage is 5 v and minimum voltage is 0 v, and so the step voltage will be 0.3125 v. SAR ADC needs Digital to Analog circuit, Latch circuit, and comparator which compare between the input voltage and the voltage results from the DAC, and all these circuits were built in this work with all they needs.
1 CiteSeerX 
2 refSeek 
3 Scribd 
4 SlideShare 
5 PdfSR 
1 C. Cho. "A POWER OPTIMIZED PIPELINED ANALOG-TO-DIGITAL CONVERTER DESIGN IN DEEP SUB-MICRON CMOS TECHNOLOGY". PhD Thesis. Georgia Institute of Technology.2005.
2 K. Kval. "Design of an Analog to Digital Converter with Superior Accuracy/Bandwidth vs. Power Ratio". MSc Thesis. Norwegian University of Science and Technology Department of Electronics and Telecommunications. 2011.
3 T. Sundström. "Design of High-Speed Analog-to-Digital Converters using Low-Accuracy Components". Linköping University Department of Electrical Engineering. Linköping Studies in Science and Technology Dissertations. No. 1367. 2011.
4 B. Ginsburg. "Energy-Efficient Analog-to-Digital Conversion for Ultra-Wideband Radio". PhD Thesis. Massachusetts Institute of Technology Department of Electrical Engineering. 2007.
5 T. Kuphaldt. "Lessons In Electric Circuits". Volume IV-Digital, Fourth Edition. copy right Tony R. Kuphaldt. 2002.
6 J. Digel. and other. "A 6 bit and a 7 bit 80MS/s SAR ADC for an IR-UWB Receiver". Institute of Electrical and Optical Communications Engineering. University of Stuttgart. 2IHP. Frankfurt (Oder). Germany. 2011.
7 N. Barot. "Successive Approximation Analog to Digital Converter". Industrial Sponsor Srenik Mehta. Atheros Comm. 2010.
8 K. Breeding. Digital Design Fundamentals. Prentice Hall, Second Edition, 1992, pp 158-160.
9 E. Hwang. Digital Logic and Microprocessor Design With VHDL. La Sierra University. Books/cole, 2005, pp 202-214.
10 T. Floyd. DIGITAL FUNDAMENTALS. Prentice Hall Ninth Edition Pearson Education Interactional, 2006, pp 447-458.
11 S. Yan Ng. and other "A low-voltage CMOS 5-bit 600MHz 30mW SAR ADC for UWB wireless Receivers", Department of Electrical and Computer Engineering, The Ohio State University Columbus, 2005 IEEE, 187-190.
Dr. Osama Q.J. Al-Thahab
Babylon University - Iraq
oalthahab@yahoo.com
Mr. Hanaa Mohsin Ali
Babylon University - Iraq