Call for Papers - Ongoing round of submission, notification and publication.
    
  
Home    |    Login or Register    |    Contact CSC
By Title/Keywords/Abstract   By Author
Browse CSC-OpenAccess Library.
  • HOME
  • LIST OF JOURNALS
  • AUTHORS
  • EDITORS & REVIEWERS
  • LIBRARIANS & BOOK SELLERS
  • PARTNERSHIP & COLLABORATION
Home   >   CSC-OpenAccess Library   >    Manuscript Information
Full Text Available
(no registration required)

(173.47KB)


-- CSC-OpenAccess Policy
-- Creative Commons Attribution NonCommercial 4.0 International License
>> COMPLETE LIST OF JOURNALS

EXPLORE PUBLICATIONS BY COUNTRIES

EUROPE
MIDDLE EAST
ASIA
AFRICA
.............................
United States of America
United Kingdom
Canada
Australia
Italy
France
Brazil
Germany
Malaysia
Turkey
China
Taiwan
Japan
Saudi Arabia
Jordan
Egypt
United Arab Emirates
India
Nigeria
Novel Parallel - Perfix Structure Binary to Residue Number System Conversion Method
Omar Dajani
Pages - 1 - 13     |    Revised - 15-07-2012     |    Published - 10-08-2012
Published in International Journal of Logic and Computation (IJLP)
Volume - 3   Issue - 1    |    Publication Date - October 2012  Table of Contents
MORE INFORMATION
References   |   Abstracting & Indexing
KEYWORDS
Residue number system, binary to residue conversion, modulo adder, multiplexer
ABSTRACT
In the present world there is always a demand for faster algorithms and techniques that could boost up the speed of the computations. With the help of VLSI fabrication techniques and using residue number system (RNS) arithmetic we can achieve the faster speeds. In this paper we propose a novel parallel prefix binary to residue number system conversion method. The method that we present in this paper utilizes parallel-prefix technique with multiplexers and modulo adders as the main building blocks which makes it practical and suitable for VLSI implementation.
ABSTRACTING & INDEXING
1 Google Scholar 
2 CiteSeerX 
3 refSeek 
4 Scribd 
5 SlideShare 
6 PdfSR 
REFERENCES
A. Mohan, “Novel design for binary to RNS converters,” in Proc. Int.Symp. Circuits and Systems, London, U.K., 1994, pp. 357–360.
Behrooa Parhami, "Optimal Table-Lookup Schemes for Binary-to-Residue and Residueto-Binary Conversions," IEEE Trans, Circuits Syst., 1993
G. Alia and E. Martinelli, "A VLSI algorithm for direct and reverse conversion from weighted binary number to residue number system," IEEE Trans. Circuits Syst., vol. 31,pp. 1425–1431, Dec. 1984.
K. Konstantinides and V. Bhaskaran, “Monolithic architectures for image processing and compression,”IEEE Computer Graphics & Applications, pp. 75-86, Nov. 1992
M. A. Soderstrand et al., Eds., "Residue Number System Arithmetic: Modern Applications in Digital Signal Processing" New York: IEEE Press, 1986
M.A. Bayoumi, "Digital filter VLSI systolic arrays over finite fields for DSP applications,"in Proc. 6th IEEE annual Phoenix Conf. Computers and Communications, pp 194-199,Feb 1987.
Mohamed. Akkal and Pepe Siy, "A new Mixed Radix Conversion algorithm", Journal of Systems Architecture, Volume 5, Iusse 9, September 2007, Pages 577-586
N. S. Szabo and R. I. Tanaka, " Residue Arithmetic and Its Applications to Computer Technology". New York: McGraw Hill, 1967.
R. M. Capocelli and R. Giancarlo, "Efficient VLSI networks for converting an integer from binary system to residue number system and vice versa," IEEE Trans. Circuits Syst., vol. 35, pp. 1425–1431, Nov. 1988.
MANUSCRIPT AUTHORS
Mr. Omar Dajani
Wayne State University - United States of America
ofdajani@gmail.com


CREATE AUTHOR ACCOUNT
 
LAUNCH YOUR SPECIAL ISSUE
View all special issues >>
 
PUBLICATION VIDEOS
 
You can contact us anytime since we have 24 x 7 support.
Join Us|List of Journals|
    
Copyrights © 2025 Computer Science Journals (CSC Journals). All rights reserved. Privacy Policy | Terms of Conditions